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Fig. 1.
In 53 Ga 47 As parameters and simulated device geometries. density of states (DOS) bottleneck should be evaluated through full-band self-consistent quantum transport simulations, which can quantitatively capture these device physics.
II. METHODS
Coherent quantum transport simulations are carried out in the NanoElectronics MOdeling (NEMO5) toolkit [7] with nonequilibrium Green's function formalism [8] . InGaAs and Si are simulated with the sp 3 d 5 s * tight binding (TB) model [9] - [11] . Spin orbit (SO) coupling is neglected that has little effects on electron transport. The virtual crystal approximation (VCA) is used for InGaAs [11] . TB parameters of InGaAs ( A InGaAs ) are obtained by linear interpolation of InAs ( A InAs ) and GaAs ( A GaAs ) parameters, and the second-order bowing parameters (B) are included. The parameters are weighted by composition (x) as See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
away from band minimum ( ), but existing parameterizations for indirect gap (X, L) are not well defined in room temperature due to insufficient experimental data [9] . For the L valleys that are the second lowest conduction band minima, TB shows a -L splitting of 770 meV, which had been fitted to low-temperature value. The value is different from the room temperature measurement [12] of 460 meV.
To identify the effects of valleys at high energies in InGaAs, the multivalley effective mass (MVEM) model is applied to the same device geometries as in TB. In MVEM, the bulk effective masses and band edges in room temperature are used. The nonparabolicity of InGaAs is incorporated through nonparabolic parameters of 1/E g [13] for all valleys included in simulations ( and L valleys). The band edges extracted from TB are compared with values used in MVEM in Fig. 1 To evaluate the thermionic current and the tunneling current (I T ), the energy threshold E th to distinguish the two components is chosen as kT (26 meV) below the top of barrier (TOB). The tunneling component is integrated as
The value of TOB should be identified. According to coordinates along the transport direction, the device is divided into atom slabs and the potential is inhomogeneous within atom slabs in the multidimensional simulation. The 1-D potential is calculated by taking the maximum potential [V max (x)] of all atoms in each slab. Then, the conduction band is calculated as Ec − V max (x) and the TOB is taken at the maximum value of the conduction band in the channel. Another way to calculate conduction band is by taking the averaged potential [V ave (x)] of all atoms in the same slab and calculate the conduction band as Ec − V ave (x). When the channel is well controlled by the gate voltage, the potential is almost homogeneous in the slabs and these two methods should give similar results.
III. RESULTS

A. Geometry
The orientations of double-gate ultrathin body (DGUTB) transistors are adopted from the corresponding trigate FinFETs, as shown in Fig. 1(b) . When the fin height (H ) is high-enough, 2-D-DGUTB provides good estimations to the current density in 3-D-FinFET structures. The approximation to consider a 2-D system instead of a full 3-D system dramatically reduces the computational burden in our atomistic approach. The effect of ignoring the third dimension will be discussed qualitatively in subsequent sections. The same geometries are applied to both Si and InGaAs while the doping densities are different, as shown in Fig. 1(c) .
For both materials, the gate lengths are down-scaled from 30 to 7 nm. The effects of body width scaling is studied in InGaAs with W body = 10 and 5 nm. For Si DGUTBs, only W body = 5 nm is simulated for comparison. 
B. Overview
The performances of Si and InGaAs DGUTBs are compared at different gate lengths (L g ) and body widths (W body ). 
C. SCEs and Tunneling in InGaAs DGUTBs
The degradation of SS and lower I ON at short L g is due to the combined effects of drain introduced barrier lowing (DIBL) and tunneling leakage.
The reduction of SS can be shown from the body effect coefficient (m), which is defined [14] . The potential at the TOB is controlled by the channel charge (Q) and capacitive couplings to the depletion layer (C D ), the gate (C G ), and the source and the drain (C DC ) contacts. For fully depleted MOSFET, Q is zero at V g = 0 V. If the doping is increased in the drain contact or if the channel length is reduced, the drainchannel capacitance C DC will increase. When C DC increases and could not be ignored compared with C D , m increases and SS increases. The C DC reflects the strength of the DIBL. Figure 3(a) shows the band profile calculations using V max (x) and V ave (x). Fig. 3(b) plots the electrostatic potential profiles at V g = 0 and 0.5 V for InGaAs DGUTBs with W body = 10 nm and L g = 30 nm. Compared with the surface potential, the body potential is higher at the OFF state and lower at the ON state. Fig. 3(c) shows the band edges at V g = 0 V for L g = 30 and 10 nm. At L g = 10 nm, the strong deviation of V ave from V max indicates the strong inhomogeneous potential in the channel, and the body potential is not following the change of V g . The gate control is weakened at short gate length because of effects from the drain contact.
The effects of drain contact are enhanced because of tunneling leakage. When L g is reduced, tunneling leakage increases because more carriers are allowed to tunnel through the gate barrier. The barrier height has to be increased so that both the tunneling and thermionic components will decrease to maintain the leakage level. From Fig. 3(c) , the tunneling current composition is 52.5% of total leakage current at L g = 10 nm, while the percentage is 2.1% at L g = 30 nm. Because of this excess tunneling current, the barrier height has to be higher at L g = 10 nm than at L g = 30 nm. Larger voltage drop between drain and gate |V dg | is required to increase the barrier. However, due to the large C DC at L g = 10 nm, more of the increment of V dg will drop across C DC , which greatly lowers the gate efficiency. When V g increases to V g = V d = 0.5 V, the total barrier change is smaller than the V g swing of 0.5 eV. As a result, L g = 10 nm has a higher barrier than at L g = 30 nm, as shown in Fig. 3(d) , and the barrier difference between L g = 10 and 30 nm at ON state is larger than at OFF state, as shown in Fig. 3(c) .
Since the ON current is dominated by thermionic current, the higher barrier at L g = 10 nm leads to lower thermionic current and lower total ON current.
D. Body Width in InGaAs DGUTBs
Reducing body width will improve the SS and increase the ON current. Fig. 4 shows comparisons of InGaAs DGUTBs with W body = 5 and 10 nm. First, with the Fermi levels at source contacts fixed at E = 0 eV, the band edges in source and drain contacts for W body = 5 nm are higher. This is because DOS increases at thinner body width due to confinement. With the higher DOS, the Fermi level is closer to band edges in W body = 5 nm DGUTBs. As a result, barrier for W body = 5 nm is wider, as shown in Fig. 4(a) and (b) , and tunneling is reduced. Second, at W body = 5 nm, the gate control over the body potential is enhanced and SCEs are suppressed. The potential is more homogeneous across channel at W body = 5 nm, as shown in inset of Fig. 4(b) , where the values of V ave and V max are close to each other. Reduced tunneling and SCEs implies that when V g increases, transistors at W body = 5 nm could push the barrier much lower than at W body = 10 nm. The resulting difference in barrier height is shown in Fig. 4(c) . Lower barrier will result in higher ON current at W body = 5 nm.
E. Effects of DOS in Si and InGaAs DGUTBs
Si is different from InGaAs because of its large DOS. The higher DOS in Si leads to more conducting modes which provide higher thermionic current even at the same barrier height as InGaAs. Fig. 5(a) and (c) shows band edges of Si and InGaAs DGUTBs at L g = 30 nm and L g = 10 nm at V g = 0 V. Unless otherwise stated, W body = 5 nm is used for the following simulations. At the OFF state, both transistors have leakage current of 100 nA/μm. However, because of the higher density, higher barriers are required for Si DGUTBs to reduce the leakage current to the same level as InGaAs.
The higher density also leads to higher C DC . As a result, DIBL is more severe in Si than InGaAs. The stronger DIBL in Si is shown in Fig. 5 (e) and (f). Partially because of this, the reduction in ON current from L g = 30 to 10 nm is much stronger in Si. Fig. 5(b) and (d) compares Si and InGaAs at the ON state at V g = 0.5 V. The Si barrier at L g = 10 nm is higher than the Si barrier at L g = 30 nm. The reduction of ON current is significant, as shown in Fig. 2(c) .
The DOS bottleneck is known for III-V transistors [15] , which could leads to source starvation at high bias. Fig. 6(a) shows InGaAs and Si DGUTBs I d -V g transfer curves with V d = 0.7 V. Fig. 6(b) and (c) shows the potential changes at different gate biases. Because of the low density in InGaAs, the inversion layer capacitance is small. As the gate voltage increases, a higher barrier reduction is desired to sustain enough charges to carry the current. At V g = 0.7 V, the band minimum in the InGaAs channel is the same as in the contact. Increasing the gate voltage will not further increase the charge density [16] . While for Si DGUTBs, the current can still increase because the large DOS in the channel can hold more charge. Source starvation does not happen at V d = 0.5 V in InGaAs.
In addition, as the gate voltage increases, the densities in source contact will reduce because of reduced confinement in the transport direction. The Fermi level in the source will increase to maintain charge neutrality. As a result, source starvation will appear at higher biases because of the reduction in source barrier. Increasing the source doping will similarly prevent current saturation at high biases, but it will also degrade performances, as shown in Section III-F.
F. Doping
In previous studies, InGaAs was compared with the strained (1-10)/ 110 Si [2] , [17] , and InGaAs failed to deliver better performances. In this paper, it is found that the doping However, reducing doping density in contact will also increase the resistance and reduce maximum ON current. The length of low-doping region should be optimized for the best performance.
G. MVEM and TB
The comparisons between TB and MVEM show the MVEM model matches quite well with TB for InGaAs at W body = 10 nm and give qualitatively the same trend at W body = 5 nm. For (001)/<100> Si DGUTBs, the MVEM matches well even at W body = 5 nm. The MVEM shows good approximations for the overall performances at wide body thickness, because it captures DOS and electrostatics well. We note here explicitly that the effective masses used in the MVEM are matched to the complex, nontrivial dispersions from the TB calculations at the valley including the effects on nonparabolicity. The L valley energies are taken from experiment in the MVEM. Fig. 7(a) shows the electron density of InGaAs DGUTB with W body = 10 nm at V g = 0.5 V from both MVEM and TB. The total charge densities match well for both MVEM and TB. The majority of the density is from valley at the TOB. The higher L valleys of InGaAs are also populated in the contacts. Fig. 7(b) shows that for W body = 5 nm, the total charge still matches well at TOB, but the population in L valleys of MVEM is stronger. This is because the valley effective mass is smaller than the L valley effective mass. Under confinement, the subband energy for the valley increases more aggressively than the L valleys, which reduces the -L valley splitting. From Fig. 1 , the E -L predicted by TB is much larger than the room-temperature calibrated MVEM. As a result, the population rate in the L valleys could be higher in the MVEM compared with the TB model. This difference can lead to the deviation in current because transport properties are affected by the L valley transport with heavier masses. For silicon, the valleys with large m * in the confinement direction show the largest occupation. These large m* valleys also carry the highest current. The other two valleys show a similar occupation. MVEM shows a reasonable agreement with TB with all valleys included.
H. 2-D-DGUTB and 3-D-FinFET
DGUTBs have been used as approximation for FinFETs because of high-computation burden for 3-D TB simulations. Since the well-calibrated MVEM are proven to be qualitatively accurate, FinFETs with 3-D structure are simulated and compared with the UTB results. Figure 8 shows simulated InGaAs FinFETs. The current has been normalized by the height in 3-D FinFETs. It is shown with H > 2W body , I -V curves will converge to UTB results as the height H increases. At this scale, the performances of FinFETs are expected to be predictable with the DGUTBs model.
For H < 2W body , FinFET performance will be better than UTB. The extra gate provides better electrostatic control resulting in a better transistor performance. Charge and current densities also concentrate at corners which carry more current, as shown in Fig. 8(b) . As the height increases, the current carried in the corners will be small compared with the current carried in the body. With low fin heights, the conclusion in this paper should be reevaluated when applied to FinFETs.
IV. CONCLUSION
In summary, the performances of Si and InGaAs DGUTBs degrade with shrinking gate lengths. SCEs are proven through extensive physics-based quantum transport simulations to be responsible for the performance degradation at short gate lengths. Leakage current due to direct source-drain tunneling composes a significant portion of the total leakage current and further enhances SCEs. Performances can be improved by reducing the body width and introducing inhomogeneous doping.
With optimization, under ballistic condition InGaAs could show better performance than Si at ultrascaled dimensions. The DOS bottleneck is believed to prevent InGaAs from delivering better performance than Si [2] , [15] , [17] . However, simulations show that current in the InGaAs starts to saturate only when approaching the onset of source starvation at V d = 0.7 V and before the source starvation turn-ON bias, InGaAs transistor still holds better performance.
A well-calibrated MVEM is shown valid at ultrascaled dimensions and predicts qualitatively the right trend for both InGaAs and Si. Based on the MVEM model, with H > 2W body , FinFET corner effects are small and conclusions based on UTB still hold for the 3-D geometry.
Strain is not included which has been reported to enhance performance for both Si and InGaAs [18] , [19] . The effects of strain on InGaAs should be discussed in more detail in the future including random alloy scattering and other energy relaxation mechanisms. This paper focuses on the intrincis performance of transistors, while doping will also have effects on parasitic capacitance and series resistance, which should be further evaluated as inputs from experimental measurements through postprocessing.
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